Verific Design Automation Increases Revenue by 20% in 2012
January 28, 2013 11:00 ET
|
Verific
ALAMEDA, CA--(Marketwire - Jan 28, 2013) - Verific Design Automation (www.verific.com), provider of SystemVerilog, Verilog and VHDL parsers, ended 2012 with 52 active user companies and a revenue...
REMINDER: Media Alert: OneSpin Solutions, IMEC to Host Hands-On Tutorial on Metric-Driven Formal Verification
November 13, 2012 11:30 ET
|
OneSpin Solutions
MUNICH, GERMANY--(Marketwire - Nov 13, 2012) -
WHO:
OneSpin Solutions™ (www.onespin-solutions.com), provider of innovative formal assertion-based verification solutions...
REMINDER: Media Alert: OneSpin Solutions to Exhibit at IEEE Asian Solid-State Circuits Conference, EDSFair 2012
November 11, 2012 11:30 ET
|
OneSpin Solutions
MUNICH, GERMANY--(Marketwire - Nov 11, 2012) -
WHO:
OneSpin Solutions™ (www.onespin-solutions.com), provider of innovative formal assertion-based verification solutions...
Media Alert: OneSpin Solutions to Exhibit at IEEE Asian Solid-State Circuits Conference, EDSFair 2012
November 08, 2012 11:30 ET
|
OneSpin Solutions
MUNICH, GERMANY--(Marketwire - Nov 8, 2012) -
WHO:
OneSpin Solutions™ (www.onespin-solutions.com), provider of innovative formal assertion-based verification solutions...
Media Alert: OneSpin Solutions, IMEC to Host Hands-On Tutorial on Metric-Driven Formal Verification
November 07, 2012 11:30 ET
|
OneSpin Solutions
MUNICH, GERMANY--(Marketwire - Nov 7, 2012) -
WHO:
OneSpin Solutions™ (www.onespin-solutions.com), provider of innovative formal assertion-based verification solutions...
Vennsa's OnPoint Makes DeepChip's Top 5 DAC Tools List for Second Consecutive Year
October 02, 2012 11:00 ET
|
Vennsa Technologies Inc.
TORONTO--(Marketwire - Oct 2, 2012) - OnPoint™, register transfer level (RTL) debugging and error localization software from Vennsa Technologies Inc., has made DeepChip's list of Top 5 tools...
Verific Design Automation's Industry-Standard SystemVerilog, VHDL Parsers Linked With Aldec's Hardware Emulation Solution
August 15, 2012 11:00 ET
|
Verific Design Automation
ALAMEDA, CA--(Marketwire - Aug 15, 2012) - Verific Design Automation today announced it licensed its industry-standard, IEEE-compliant SystemVerilog and VHDL platform to Aldec, Inc., a global...
REMINDER: MEDIA ALERT: Hitachi to Present User Track Paper During 49th DAC on Using Vennsa's OnPoint
June 06, 2012 11:00 ET
|
Vennsa Technologies Inc.
TORONTO--(Marketwire - Jun 6, 2012) - AT 49th DAC
WHO: Engineers from Hitachi Communication Technologies America, Inc.
WHAT: Will describe deploying a debugging methodology for...
REMINDER: MEDIA ALERT: Verific Exhibits at 49th Design Automation Conference and Hosts DAC Tuesday Night Reception
June 05, 2012 11:00 ET
|
Verific
ALAMEDA, CA--(Marketwire - Jun 5, 2012) - AT DAC BOOTH #1807
WHO: Verific Design Automation, supplier of industry-standard, IEEE-compliant SystemVerilog and VHDL parsers and elaborators
...
MEDIA ALERT: Hitachi to Present User Track Paper During 49th DAC on Using Vennsa's OnPoint
May 30, 2012 11:00 ET
|
Vennsa Technologies Inc.
TORONTO--(Marketwire - May 30, 2012) - AT 49th DAC
WHO: Engineers from Hitachi Communication Technologies America, Inc.
WHAT: Will describe deploying a debugging methodology for...